

## ZZSOP07AA Type

### Ultra-low Offset Voltage Operational Amplifier

#### Product Introduction

The ZZSOP07AA ultra-low offset voltage operational amplifier circuit complies with the quality control standards of GJB597B-2012 (General Specifications for Semiconductor Integrated Circuits) and GJB548B-2005 (Test Methods and Procedures for Microelectronic Devices), achieving National Military Standard Grade B. Custom-grade Grade S products are available upon request.


#### Product Technical Advantages:

- ❖ Ultra-low offset voltage: With wafer-level calibration technology, the ZZSOP07AA achieves an offset voltage as low as  $25 \mu\text{V}$ .
- ❖ Excellent temperature (time) drift and noise performance: ultra-low offset voltage temperature drift below  $0.6 \mu\text{V}/^\circ\text{C}$ ; ultra-low offset voltage time drift below  $1.5 \mu\text{V}/\text{month}$ ; low noise performance below  $0.6 \mu\text{Vp-p}$ .
- ❖ The ZZSOP07AA features an external resistor for adjustable offset voltage, significantly improving circuit flexibility and ensuring consistent offset voltage across multiple circuits.
- ❖ Outstanding comprehensive performance: The amplifier features a wide operating temperature range of  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$ , a broad input voltage range of  $\pm 13\text{V}$ , a common-mode rejection ratio (CMRR) of at least 106dB, and high input impedance, ensuring exceptional precision in signal amplification.
- ❖ The OP07A product, imported from abroad, is fully replaced by a complete set of pins and full functionality.

#### Apply


- ❖ wireless base station control circuit
  - ❖ fiber optic network control circuit
  - ❖ instrumentation amplifier
  - ❖ Sensor and Control Thermocouple
  - ❖ precision filter
-

Applicative Circuit



Graph 1

Introduction End Arrangement



Graph 2

Exit	Symbol	Function	Exit	Symbol	Function
1	$V_{OS}$ TRIM	Dysregulation module	8	$V_{OS}$ TRIM	Dysregulation module
2	-IN	Negative input terminal	7	V+	Positive power supply
3	+IN	Positive input terminal	6	$V_{OUT}$	Outlet end
4	V-	Negative power source	5	NC	Barefoot

Table 1 Pin Functions (Top View)

### Function Declaration

The circuit logic structure diagram shall comply with the requirements specified in Figure 3.




Figure 3 Circuit Logic Structure Diagram





Figure 4 Internal Simplified Circuit Diagram

### Encapsulation Form


Model	Encapsulation form	Temperature range	Encapsulation size diagram
ZZSOP07TD	8 lead double row direct insertion	$-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$	See Figure 5
ZZSOP07TF	8 lead ceramic flat		See Figure 6
ZZSOP07A	Provide bare die		See Figure 7
ZZSOP07A	Customize packaging based on user requirements		—

Table 2 Packaging Form Description Table



unit : mm

Figure 5-8: Leadless Dual-Column Straight-Jam Package Dimensions



unit : mm

Figure 6-8 Lead Ceramic Flat Package Dimensions




Figure 7 Schematic Diagram of Chip Size

Chip size	2.45*1.65 (mm)
Weld size	100*100 (μm)
Welding material	ALSi (Si%), 1.2±0.1 μm

Table 3

**Electrical Parameter Meter**

Test item	Symbol	Test condition	Extreme		Unit	Temperature requirement
			Minimum	Maximum		-55°C ≤ T <sub>A</sub> ≤ +125°C
						Unless otherwise specified
Lose balance Voltage	V <sub>os</sub>	V <sub>S</sub> =±15V	-25	25	μV	T <sub>A</sub> =25°C
			-60	60		
Lose balance Current	I <sub>os</sub>	V <sub>S</sub> =±15V	-2	2	nA	T <sub>A</sub> =25°C
			-4	4		
Input bias current ( same-phase )	I <sub>B+</sub>	V <sub>S</sub> =±15V	-2	2	nA	T <sub>A</sub> =25°C
			-4	4		
Input bias current ( opposition )	I <sub>B-</sub>	V <sub>S</sub> =±15V	-2	2	nA	T <sub>A</sub> =25°C
			-4	4		
Open loop voltage gain	A <sub>vo</sub>	V <sub>S</sub> =±15V	300	—	V/mV	T <sub>A</sub> =25°C
			200	—		
Cmrr	CMRR	V <sub>S</sub> =±15V	110	—	dB	T <sub>A</sub> =25°C
			106	—		
Positive power supply Pressure suppression ratio	PSRR+	V <sub>S</sub> =±3V~±18V	—	10	μV/V	T <sub>A</sub> =25°C
			—	20		
Negative power supply Pressure suppression ratio	PSRR-	V <sub>S</sub> =±3V~±18V	—	10	μV/V	T <sub>A</sub> =25°C
			—	20		
Output	V <sub>O+</sub>	R <sub>L</sub> =10K	12.5	—	V	T <sub>A</sub> =25°C

Test item	Symbol	Test condition	Extreme		Unit	Temperature requirement
			Minimum	Maximum		$-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$
						Unless otherwise specified
Voltage						
Output voltage	V0-	RL=10K	—	-12.5	V	$T_A=25^{\circ}\text{C}$
Output voltage	V0+	RL=2K	12	—	V	
Output voltage	V0-	RL=2K	—	-12	V	
Quiescent dissipation	PS	$V_S=\pm 15\text{V}$	—	120	mW	
Quiescent dissipation	PS	$V_S=\pm 3\text{V}$	—	6	mW	
Swing rate	SR+	$V_S=\pm 15\text{V}$	0.1	—	V/ $\mu\text{S}$	$T_A=25^{\circ}\text{C}$
Swing rate	SR-	$V_S=\pm 15\text{V}$	0.1	—	V/ $\mu\text{S}$	$T_A=25^{\circ}\text{C}$

Table 4 Electrical Characteristics Table of ZZSOP07AA

### Precautions for Circuit Use

#### 1. The Limit Working Condition of Circuit and the Attention to It

Name	Extreme	Explain
Power Supply Voltage (VCC)	$\pm 22\text{V}$	
Input voltage (VIN)	$\pm V_{CC}$	
Range of differential input voltage	$\pm 30\text{V}$	If the differential input voltage exceeds $\pm 0.7\text{V}$ , the input current must be limited to $\pm 10\text{mA}$ .
Output short circuit duration	Infinite length	The voltage ( $V_S$ ) should be $\pm 15\text{V}$ , and the temperature ( $T_A$ ) should be $25^{\circ}\text{C}$ . Both temperature and supply voltage must be controlled to ensure they do not exceed the rated power.
Pin temperature	$+300^{\circ}\text{C}$	Welding duration <60 seconds.
Storage temperature range	$-65^{\circ}\text{C} \sim +150^{\circ}\text{C}$	
Junction temperature ( $T_J$ )	$+175^{\circ}\text{C}$	For short-term testing (168 hours in specific aging and steady-state life test configurations), $T_J = +175^{\circ}\text{C}$ .
Maximum dissipation power ( $P_D$ )	500mW	The maximum power consumption is at ambient temperature of $25^{\circ}\text{C}$ .
Core bonding	—	Increase the bonding wire arc radius to prevent short-circuiting between the bonding wire and the chip groove area. Automatic bonding is recommended, with a wire diameter of $25\ \mu\text{m}$ .
Coreless package	—	The moisture content should be controlled according to the national military standard, with a recommended level of <1000 PPM.

Table 5

Note that exceeding the absolute maximum rated values listed above may cause permanent damage to the device. These are merely emphasized rated values and do not involve functional operation of the device under these or any other conditions beyond the technical specifications. Long-term operation at absolute maximum rated values may affect the reliability of the device.

#### 2. ESD Warn

The ZZSOP07AA circuit is classified as an ESD (Electrostatic Discharge) sensitive component. Electrostatic charges can readily accumulate on both human bodies and testing equipment, potentially discharging unnoticed. Although this product incorporates a dedicated ESD protection circuit with an anti-static capability of up to 2000V, permanent device damage may occur during high-energy electrostatic discharge events. Therefore, implementing appropriate ESD mitigation measures is recommended to prevent performance degradation or functional loss of the components.

### 3. Recommended Operating Conditions

Power supply voltage range:  $\pm 3\text{V}$  to  $\pm 20.0\text{V}$ .

Operating environment temperature:  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

### Physical Image

