


Performance Features

- Frequency range: 4.0 GHz to 5.0 GHz
- Power gain: 25dB
- Maximum output power: 46dBm
- Power added efficiency: 53%
- +28V@0.9A (static)
- Chip dimensions: 3.5mm × 3.4mm × 0.08mm

functional block diagram



Product Overview

The HX116752C-405P40 is a high-power amplifier chip implemented using GaN HEMT transistors, fabricated through GaN power MMIC technology. Operating within a frequency range of 4.0GHz to 5.0GHz, it delivers a power gain of 25dB, a typical saturated output power of 40W, and a typical power add-on efficiency of 53%, with compatibility for both pulse and continuous wave modes. The chip features backside via grounding and dual power supply operation, with typical operating voltages of Vd=+28V and Vg=-2.4V. It is primarily applied in microwave transceiver components and solid-state transmitters.

DC current parameters (TA = +25°C)

Metric	Symbol	Least value	Representative value	Crest value	Unit
Gate operating voltage	Vg	-2.6	-2.4	-2.2	V
Drain operating voltage	Vd	-	28	-	V
Static drain current	Id	-	0.8	-	A
Dynamic drain current	Idd	-	3	3.7	A
Dynamic gate current	Igg	-	1	10	mA

Microwave electrical parameters (TA = +25°C, Vd = +28V, Vg = -2.4V)

Metric	Symbol	Least value	Representative value	Crest value	Unit
Frequency range	f	4.0~5.0			GHz
Saturated output power	Psat	45.5	46		dBm
Power gain	Gp	24.5	25		dB
Power gain flatness	ΔGp			±1	dB
Power added efficiency	PAE	50	53		%
Linear gain	Gain	29	31	33	dB
Linear gain flatness	ΔGain			±1.0	dB
Input standing wave	VSWR(in)		2.0	2.5	-






Note: 1) All chips have undergone in-chip 100% DC testing and 100% RF testing.

2) Unless otherwise specified, the curve test conditions in this manual are: Vd=+28V, Vg=-2.4V, Pin=21dBm, pulse width 100μs, and duty cycle 10%.

Limit usage parameters


Parameter	Symbol	Limit value
Maximum drain-source voltage	V _d	+36V
Maximum gate-source voltage	V _g	-3.5V
Maximum input power (CW)	P _p	+26dBm
Storage temperature	T _{STG}	-65°C~+150°C
Maximum operating channel temperature	T _{op}	+200°C
Load impedance mismatch (anti-burnout)	Z ₀	5:1

Typical curve (V_g=-2.3V, V_d=+28V, pulse width 100μs, duty cycle 10%)



External dimensions and pressure point arrangement diagram

Dimensional drawing and contact arrangement diagram of HX116752C-405P40



Note: All units in the figure are in micrometers (μm); dimensional tolerance $\pm 100\mu\text{m}$.

Pressure Point Arrangement Diagram

Serial number	Symbol	Function	Size (μm)	Coordinate (μm) x, y
1	RF _{in}	Radio frequency input pressure point	100×200	116.5, 1700
2	V _G	Level 1, Level 2 gate bonding pressure points	100×100	116.5, 3233.5
3	V _{D1_R}	First-stage drain series resistance bonding pressure point	100×100	691.5, 3233.5
4	V _{D1}	First-level drain bonding pressure point	200×100	891.5, 3233.5
5	V _{D2}	Secondary drain bonding pressure point	250×150	2938.5, 3258.5
6	RF _{out}	RF output voltage point	100×200	3383.5, 1700
7	V _{D2}	Secondary drain bonding pressure point	250×150	2938.5, 141.5
8	V _{D1}	First-level drain bonding pressure point	200×100	891.5, 166.5
9	V _{D1_R}	First-level drain series resistance bonding pressure point	100×100	691.5, 166.5
10	V _G	Level 1, Level 2 gate bonding pressure points	100×100	116.5, 166.5
Else	GND	Grounding pressure point for probe testing	100×100	

